Toray Engineering: Launch of UC5000 Semiconductor Packaging Equipment Compatible with Large Glass Panels

PLP-compatible bonder UC5000

Toray Engineering aims to supply the UC5000 to manufacturers of semiconductors, targeting 3 billion yen in orders in FY2025 and 10 billion yen in FY2030.

With the increasing performance of semiconductors, chiplets—a technology that packages several semiconductors chips into a single package, as represented by 2.5D packaging—is gaining attention. Wafer level packaging based on silicon wafers, such as those using interposers for high-speed transmission between semiconductor chips, was the mainstream for semiconductor packages comprising such chiplets. Going forward, with semiconductor packages becoming bigger due to increasing performance, PLP based on glass panels, which allow sizes larger than wafers and rectangular shapes, is gaining attention because wafers cannot grow larger in size and have poor manufacturing efficiency, having to cut rectangular shapes from round wafers.

However, compared to wafers, large glass panels warp significantly and are difficult to transfer, and require larger heaters to heat the panels. There were thus issues with heat control within system as well as difficulties in achieving high-accuracy packaging while taking into account the expansion and shrinking of materials due to heat.

The UC5000 achieves high-accuracy packaging of ±0.8μm on large panels and TCB through: a technology—used in TCB packaging equipment for small substrates, for which Toray Engineering has a mass production track record at least 100 units so far—that maintains accurate packaging, calibrating for impact from heat arising from high temperatures of 300℃ and higher during soldering; high-accuracy packaging technology and panel-warping correction transfer technology that were used in systems equipped with bridge chips for large panels, for which there is a mass production track record of at least 50 units; and a complete overhaul of the core control system for use in the UC5000. This system is also compatible with front-opening unified pods (FOUPs) for panels and tape frames that comply with SEMI Standards, which are starting to be adopted in the downstream processes of semiconductors, and its composition can also handle mass production at the latest plants.

Besides the TRENG coater and large glass substrate inspection system, Toray Engineering will contribute to the further adoption of PLP by adding the UC5000 to the lineup for the field of advanced semiconductor packaging.

For more information, please visit www.toray-eng.com^[2].

Hashtag: #TorayEngineering

The issuer is solely responsible for the content of this announcement.

References

1. ^{^} Media OutReach Newswire (www.media-outreach.com)
2. ^{^} www.toray-eng.com (www.toray-eng.com)